



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/411,792	10/01/1999	David Alan Eward	99-TK-238	8808
7590		07/13/2007	EXAMINER	
Lisa K. Jorgenson, Esquire		VO, TED T		
STMicroelectronics, Inc.		ART UNIT		
1310 Electronics Drive		PAPER NUMBER		
Carrolton, TX 75006-5039		2191		
MAIL DATE			DELIVERY MODE	
07/13/2007			PAPER	

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Office Action Summary

Application No.

09/411,792

Applicant(s)

EDWARD ET AL.

Examiner

Ted T. Vo

Art Unit

2191

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 22 March 2007.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-64 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-64 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. _____.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- * See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- 1) ☒ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☐ Information Disclosure Statement(s) (PTO/SB/08)
Paper No(s)/Mail Date _____
- 4) ☐ Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____
- 5) ☐ Notice of Informal Patent Application
- 6) ☐ Other: _____

Art Unit: 2191

DETAILED ACTION

1. This action is reopened and it is addressed to Claims filed on 09/22/05, in response to the Appeal brief filed on 03/22/2007.

Claims 1-64 are pending in the application.

Response to Arguments

2. The Office action is non-final. Applicants' arguments are moot.

Claim Rejections - 35 USC § 102

3. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

4. Claims 1-64 are rejected under 35 U.S.C. 102(b) as being anticipated by Motorola, (Circello et al.) US No. 5,737,516, and "Debug Support on the ColdFire Architecture", Motorola, Inc, Austin TX.

Note: Both US No. 5,737,516 (**hereinafter: MotorolaPat**) and "Debug Support on the ColdFire Architecture" (**hereinafter: MotorolaNPL**) appear are the same subject; they are from Motorola and presented by Circello et al.

See MPEP 2131.01 Multiple Reference 35 U.S.C. 102 Rejections:

Normally, only one reference should be used in making a rejection under 35 U.S.C. 102. However, a 35 U.S.C. 102 rejection over multiple references has been held to be proper when the extra references are cited to:

- (A) Prove the primary reference contains an "enabled disclosure; "
- (B) Explain the meaning of a term used in the primary reference; or
- (C) Show that a characteristic not disclosed in the reference is inherent.

Art Unit: 2191

Given the broadest reasonable interpretation of followed claims in light of the specification.

As per Claim 1:

Motorola discloses, "*At least one processor* (MotorolaNPL: ColdFire processor);

a debug circuit (MotorolaNPL: Debug Module in the ColdFire processor, present between Core and On-Chip Memory);

a system bus coupling the processor and debug circuit ((MotorolaNPL: See communication between Core and Debug Module); **and**

a communication link coupling the processor and debug circuit (such as K-Bus.

MotorolaPAT: see figure 2, all connections/bus between core 9 and the debug module 10), **wherein the processor is configured to transmit to the debug through the communication link a plurality of bit values each representing a state of an operation** (see MotorolaPAT: Column 3, lines 54-59, having means for *transmit, operand address, representing a state*) **in the processor including at least an operand address that indicates a memory location at which an operand value is stored** (MotorolaPAT: See column 20, lines 27-61, particularly, *take branch*, value on the CPST, *capture an instruction address Target at the conclusion of the IC cycle of an instruction fetch pipeline* (operand address; See Col. 14, lines 65-67 and Col. 15, lines 1-23 – MotorolaNPL: See p.4, sec. 3. Real-Time Trace Support. PST value indicates branch taken; the DDATA displays target address.

For example, take **ig. 7** in p. 6 showing tracing program included with various status bits PST. It should see that PST = \$1, DDATA displays **synchronization of instruction addresses**, start at 1316 for instructions shown in right "Instruction". e.g. with PST = \$1, no branch taken, DDATA displays the first cycle "target address", will be instruction address of *moveq #1, d0*, etc.; with PST = \$8, no branch taken, DDATA display address of write operand @ 1318, i.e. address of operand d0 or (-4,a6) (the un-shown numbers between 1318 and 131c are 1319, 131a, 131b, therefore the DDATA might show these numbers, and etc. Yes, depending on the status of PST, and CSR, that indicate branch taken, the value in DDATA will display accordingly. For example, it will display the A0 which is an address of another instruction etc.)

Art Unit: 2191

As per Claim 2: Motorola shows KCONTROL and K-BUS that relates together in debugging, (MotorolaPAT: column 4, lines 55-67), and discusses a pipeline operation that produces outputs to KADDR and KDATA of K-BUS (see column 6, lines 5-25).

As per Claim 3: In coupled with K-BUS, Motorola discusses a register that stores program counter breakpoint (MotorolaPAT: see column 9, lines 49-61).

As per Claim 4: Being inherent from debug mode operation (MotorolaPAT: column 12, lines 35-39).

Motorola teaches that the counter program breakpoint defines a region in a local address space (MotorolaPAT: see column 13, lines 37-50) belonged to a data processing system (MotorolaPAT: FIG. 1) might be used to trigger breakpoint function. It further provides pipelines accessibility to cause a step instruction execution (MotorolaPAT: see started column 19, line 64 to column 20, line 61).

As per Claim 5: Motorola teaches inherently the limitation in discussing the trigger response (MotorolaPAT: see column 29, lines 24-40).

As per Claim 6: Regarding limitation, "a first instruction past a branch instruction", Motorola teaches inherently the limitation in using the value, %0101 of the PST signal (MotorolaPAT: see column 15, lines 46-50).

As per Claim 7: Motorola teaches inherently the limitation in using the values of the PST signal (MotorolaPAT: see column 15, lines 46-50) for indicating branch or return instructions, where the PST receives information from K-BUS.

As per Claim 8: Motorola discloses real-time tracing that provides a unique trace function (MotorolaPAT: see column 22, lines 14-16).

As per Claim 9: Motorola discloses a PST that receives information from K-BUS to provide bit information to reflect an execution status of the CPU (see MotorolaPAT: column 15, lines 10-2).

As per Claim 10: Motorola discloses the PST that receives information from K-BUS to assert some of bit values for exception processing (MotorolaPAT: see FIG. 10).

As per Claim 11: Motorola discloses the mechanism in the figure 2 of the US patent that is configured to transmit debug information to the debug module via K-Bus and control links connected to the core 9.

Art Unit: 2191

As per Claim 12: Motorola discloses the PST that receives information from K-BUS to assert bit values (MotorolaPAT: FIG. 10). Some of these bit values indicate executions of instructions.

As per Claim 13: Motorola discloses the PST that receives information from K-BUS to assert bit values (MotorolaPAT: FIG. 10). Some of these bit values indicate identifier information of executions. For example, one of bit values indicates that a branch is taken.

As per Claim 14: Motorola provides debugging which is capable of performing exception/interrupt handling (MotorolaPAT: FIG. 10, or column, 8, lines 35-41).

As per Claim 15: Claims limitation is inherent in bits values. For example, the signal from K_BUS causes the control 60 (MotorolaPAT) to generate PST and DDATA. The table in columns 22-23 describes bit values of the DDATA, where these values are used by external development system to view the execution of instructions.

As per Claim 16: For a matching with a memory address access by the processor in response to an execution instruction is inherent in branching/jumping or exception/interrupt.

As per Claim 17: Being inherent in execution of single instruction step mode (MotorolaPAT: column 11, lines 55-56) or the status that indicates, 'begin execution of an instruction' (MotorolaPAT: FIG. 10).

As per Claim 18: Motorola discloses the PST that receives information from K-BUS to assert bit values (FIG. 10). Some of these bit values indicate identifier information of executions. For example, one of bit values indicates that a branch is taken.

As per Claim 19: Being inherent in execution of tracing function (see column 22, lines 14-25) or the status that indicates, 'begin execution of an instruction' (FIG. 10).

As per Claim 20: Motorola disclose a ColdFire Microprocessor that embeds a debug module, where ColdFire is single integrated circuit (see MotorolaNPL: The Motorola chip ColdFire is in a system board of Fig. 2)

As per Claim 21:

Motorola discloses, "A microcomputer implemented on a single integrated circuit (MotorolaNLP: ColdFire microprocessor) the microprocessor comprising;

at least one processor (MotorolaNPL: "ColdFire processor core")

Art Unit: 2191

a debug circuit (MotorolaNPL and MotorolaPAT: "Debug Module");

a system bus coupling the processor and debug circuit (MotorolaNPL/PAT: See S-BUS, M-BUS, or K-BUS etc (system bus)); and

a communication link coupling the processor and debug circuit, where the processor is configured to transmit to the debug through the communication link a plurality of bit values each representing a state of an operation in the processor including at least one of:

an operand address that indicates a memory location at which an operand value is stored (MotorolaNPL: see ig. 7, p.6., for example, value of DDATA when PST = \$1, or \$8); **and an operand value** (See ig. 7, value in DDATA when PST = 0);

where the processor is further configured to transmit to the debug circuit: a program counter value indicating the program counter of the processor at a writeback stage of a pipeline of the processor, a status indicating that a computer instruction is in the writeback stage is valid computer instruction (MotorolaPAT: See, Column 20, lines 27-62, pipeline, instruction address of "Target". As the JMP instruction occupies the AGEX stage of the operand execution pipelines; see column 13, lines 37-64, Program Counter Breakpoint, data signal transferred via K-Bus 25..."); **a status indicating that the computer instruction in the writeback stage is a first instruction past an execute branch instruction; a status indicating a type of executed branch instruction and process identifier information of an executed instruction** (MotorolaPAT: See started from column 12, line 15 to column 13, line 64, teaching of address space that defines a range started with a breakpoint location; and see DDATA bit definitions, the table in columns 22-23).

As per Claims 22, 42: The claims have the claimed functionality corresponding to the functionality of Claim 1. Claims are rejected in the same reasons set forth in connecting to the rejection of Claim 1.

As per Claims 23, 43: The claims have the claimed functionality corresponding to the functionality of Claim 2. Claims are rejected in the same reasons set forth in connecting to the rejection of Claim 2.

As per Claim 24: The claim has the claimed functionality corresponding to the functionality of Claim 3. Claim is rejected in the same reasons set forth in connecting to the rejection of Claim 3.

Art Unit: 2191

As per Claims 25, 44: The claims have the claimed functionality corresponding to the functionality of Claim 4. Claims are rejected in the same reasons set forth in connecting to the rejection of Claim 4.

As per Claims 26, 45: The claims have the claimed functionality corresponding to the functionality of Claim 5. Claims are rejected in the same reasons set forth in connecting to the rejection of Claim 5.

As per Claims 27, 46: The claims have the claimed functionality corresponding to the functionality of Claim 6. Claims are rejected in the same reasons set forth in connecting to the rejection of Claim 6.

As per Claim 28, 47: The claims have the claimed functionality corresponding to the functionality of Claim 7. Claims are rejected in the same reasons set forth in connecting to the rejection of Claim 7.

As per Claim 29, 48: The claims have the claimed functionality corresponding to the functionality of Claim 8. Claims are rejected in the same reasons set forth in connecting to the rejection of Claim 8.

As per Claims 30, 49: The claims have the claimed functionality corresponding to the functionality of Claim 9. Claims are rejected in the same reasons set forth in connecting to the rejection of Claim 9.

As per Claims 31, 50: The claims have the claimed functionality corresponding to the functionality of Claim 10. Claims are rejected in the same reasons set forth in connecting to the rejection of Claim 10.

As per Claims 32, 51: The claims have the claimed functionality corresponding to the functionality of Claim 11. Claims are rejected in the same reasons set forth in connecting to the rejection of Claim 11.

As per Claims 33, 52: The claims have the claimed functionality corresponding to the functionality of Claim 12. Claims are rejected in the same reasons set forth in connecting to the rejection of Claim 12.

As per Claims 34, 53: The claims have the claimed functionality corresponding to the functionality of Claim 13. Claims are rejected in the same reasons set forth in connecting to the rejection of Claim 13.

As per Claims 35, 54: The claims have the claimed functionality corresponding to the functionality of Claim 14. Claims are rejected in the same reasons set forth in connecting to the rejection of Claim 14.

As per Claims 36, 55: The claims have the claimed functionality corresponding to the functionality of Claim 15. Claims are rejected in the same reasons set forth in connecting to the rejection of Claim 15.

As per Claims 37, 56: The claims have the claimed functionality corresponding to the functionality of Claim 16. Claims are rejected in the same reasons set forth in connecting to the rejection of Claim 16.

Art Unit: 2191

As per Claims 38, 57: The claims have the claimed functionality corresponding to the functionality of Claim 17. Claims are rejected in the same reasons set forth in connecting to the rejection of Claim 17.

As per Claims 39, 58: The claims have the claimed functionality corresponding to the functionality of Claim 18. Claims are rejected in the same reasons set forth in connecting to the rejection of Claim 18.

As per Claims 40, 59: The claims have the claimed functionality corresponding to the functionality of Claim 19. Claims are rejected in the same reasons set forth in connecting to the rejection of Claim 19.

As per Claims 41, 60: The claims have the claimed functionality corresponding to the functionality of Claim 20. Claims are rejected in the same reasons set forth in connecting to the rejection of Claim 20.

As per Claim 61: Motorola discloses the claim limitation (See column 20, lines 27-61, particularly, *take branch, value on the CPST, capture an instruction address Target at the conclusion of the IC cycle of an instruction fetch pipeline* (operand address and operand value); and see FIG.2, the K-BUS connected to the to the FIFO 70; and see Col. 14, lines 65-67 and Col. 15, lines 1-23).

As per Claim 62: Motorola discloses the claim limitation (See column 20, lines 27-61, particularly, *take branch, value on the CPST, capture an instruction address Target at the conclusion of the IC cycle of an instruction fetch pipeline* (operand address and operand value); and see FIG.2, the K-BUS connected to the to the FIFO 70, and see Col. 14, lines 65-67 and Col. 15, lines 1-23);

As per Claims 63, 64: The claims have the claimed functionality corresponding to the functionality of Claim 62. Claims are rejected in the same reasons set forth in connecting to the rejection of Claim 62.

Conclusion

5. If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Wei Y. Zhen can be reached on (571) 272-3708.


The facsimile number for the organization where this application or proceeding is assigned is the Central Facsimile number **571-273-8300**.

Any inquiry of a general nature or relating to the status of this application should be directed to the TC 2100 Group receptionist: 571-272-2100. Information regarding the status of an application may

Art Unit: 2191

be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

TTV
July 6, 2007


TED VO
PRIMARY EXAMINER